Ann Mutschler is the Executive Editor at EDA. She specializes in areas such as technology, software, engineering, mechanical engineering, and artificial intelligence, with a particular focus on deep learning and MLOps. Ann's insights and expertise have been featured in Semiconductor Engineering.
Preston is the artificial intelligence that powers the Intelligent Relations PR platform. Meet Preston
Not enough data
Ann Mutschler's coverage primarily focuses on the semiconductor industry, chip design, and emerging technologies such as AI/ML/DL. She seems to be particularly interested in technical aspects of these industries, including processor design, verification IP, thermal impacts assessment, and glitch power issues at advanced nodes.
Given her focus on industry-specific content and press releases related to the semiconductor field, she would likely be interested in receiving pitches from professionals who can provide deep insights into cutting-edge developments within this sector. These could include experts working with RISC-V architecture or those specializing in AI accelerator architectures.
As Ann doesn't have a specific geographic focus but covers topics relevant to international technology development trends within the semiconductor industry.
This information evolves through artificial intelligence and human feedback. Improve this profile .
The semiconductor ecosystem is wrestling with fragmented standards, IP exposure, and the urgent need for runtime assurance.
Multi-die assemblies are facing full system-level challenges, but engineering teams need coordinated and repeatable ways to identify risks early and scale reliably.
What on-die visibility reveals, and why it's especially important for AI, automotive, aerospace, and advanced packaging.
As threats evolve faster, protecting security algorithms from design through manufacturing and across the supply chain is becoming more difficult.
Standalone GPUs are being replaced by heterogeneous SoCs and chiplets that combine CPUs, GPUs, and NPUs to eliminate memory bottlenecks, reduce latency, and boost efficiency.
On-die monitors, localized analytics, and lifecycle data are giving architects new ways to close the gap between design intent and silicon behavior.
Specification engineering is gaining traction as a potential solution to the verification bottleneck.
By: Ann Mutschler
In next-generation silicon, AI can interpret system behavior at scale, but only if observability is designed into the fabric as a first-class architectural capability.
As multimodal AI fuses data from billions of devices, attackers can weaponize detailed digital twins of people or systems.
As the semiconductor ecosystem pivots to AI, it is transforming how IP is created, verified, managed, and sold.
